A precise level of control over morphology and transport in germanium/silicon core/multishell semiconductor nanowires is attained by interface engineering. Epitaxial in situ growth of such advanced heterostructures is achieved, enabling smooth and crystalline shell quality without ex situ thermal or chemical treatment. Transport simulation predicts such heterostructures with engineered energy band-edges will exhibit enhanced on-currents and transconductances over traditional device designs. Based on this synthesis approach, a 2ϫ improvement in experimental hole mobility, transconductance, and on-currents is demonstrated for heterostructures with smooth surface morphologies compared to those with rough surface morphologies and record normalized on-currents for p-type field effect transistors are achieved.
The formation of high quality epitaxial core/shell materials composed of a semiconducting nanowire ͑NW͒ surrounded by one or more single crystal shells offers the opportunity for additional control of charge transport in nanostructures.
1-6 While many NW core/shell materials systems have recently gained interest, [7] [8] [9] [10] [11] NWs based on the germanium/silicon ͑Ge/Si͒ system with its 4.1% lattice mismatch are among the most interesting from technological and basic band gap engineering perspectives. 1, 5, 12, 13 To avoid issues of Au diffusion which often accompany the synthesis of Ge/Si core/shell NWs, we utilize a growth procedure we have recently introduced that exploits a low temperature axial Si blocking layer to inhibit Au diffusion. 14 Here, we demonstrate in situ fabrication of single crystalline Ge/Si multishell radial heterostructured field effect transistors ͑HFETs͒ with and without Au diffusion and show how this approach allows NW heterostructure designs with significantly improved transconductances and hole mobilities. Our core/multishell design with engineered composition and doping demonstrate the highest reported maximum oncurrents for p-type devices, an aspect of great importance for increased transistor switching speeds.
Figures 1͑a͒-1͑d͒ show transmission electron microscope images near the center of Ge NWs grown from 10, 30, 50, and 100 nm diameter Au colloids followed by a 2 min Ge shell deposition at a temperature of 410°C without a Si interfacial barrier layer. Rough NW surface morphology was observed indicative of locally Au-enhanced shell deposition due to Au diffusion on the NW sidewalls. With the addition of the low temperature Si interfacial barrier layer the resultant Ge shell surface is extremely smooth for diameters Ն30 nm as shown in Figs. 1͑e͒-1͑h͒. For the smallest NW diameter, Au was not found at the tips of those NWs in Figs. 1͑a͒ and 1͑e͒ indicating loss of Au in both cases ͑with and without a Si blocking layer͒ during Ge shell growth, as expected for sufficiently small diameters.
14 For the same growth time and temperature, the presence of Au on the NW surface leads to an enhanced growth rate of ϳ0.375 nm/ s ͓Figs. 1͑e͒-1͑h͔͒ whereas growth of the Ge shell without the presence of Au on the surface proceeds at a growth rate of ϳ0.21 nm/ s ͓Figs. 1͑i͒-1͑l͔͒. Thus, the effect of a monolayer of Au on the surface is to both catalyze faster deposition rates and significantly increase surface roughness. For the core/shell NW growth with a Si interfacial barrier layer, the shell sidewall growth is smooth and a slight axial elongation occurs in conjunction with the radial shell deposition. These results demonstrate clear evidence of the effectiveness and importance of this growth procedure in inhibiting Au diffusion on the Ge NW sidewalls for the growth of high quality Ge shell layers. In addition, dopant incorporation through such controlled shell growth allows conformal and uniform distribution of dopant atoms, unlike the longitudinally nonuniform dopant incorporation during nominal NW growth resulting from mixed VLS and VS dopant deposition. 15 The in situ single-growth technique demonstrated in Fig.  1 for Ge/Ge core/shell NWs can also be extended to single crystal Ge/Si core/shell NWs in a single growth run without postgrowth chemical or thermal treatment. Since high temperatures and/or low SiH 4 partial pressures have been found to generally induce Au diffusion on Si NWs, 16 maintaining a SiH 4 partial pressure during transition from the Ge to Si growth temperature, in addition to the low temperature Si barrier layer, was necessary to avoid Au diffusion in the growth of the Si shells. core diameters 17 and hence, ensures high crystalline quality of the Si shells without misfit dislocations.
The growth procedure developed here has the advantage of providing multishell growth, fully enabling band gap engineering and control over radial distribution of charge carrier densities to further enhance the performance of Ge/Si heterostructures over previous approaches. To investigate the effects of radial doping profiles on the performance of Ge/Si core/multishell HFETs, we employed three-dimensional ͑3D͒ SILVACO ATLAS semiclassical simulations within the framework of the drift-diffusion mode-space method. 18 Three doping situations were considered; ͑i͒ 6 nm i-Ge core/1 nm p + -Ge shell ͑10 19 cm −3 ͒ / 2 nm i-Si shell; ͑ii͒ 7 nm p-Ge core ͑2.2ϫ 10 18 cm −3 ͒ / 2 nm i-Si shell; and ͑iii͒ i-Ge core/ i-Si shell. For the doped core/shell NWs ͑cases i and ii͒, the dopant densities were chosen such that the total areal charge density remains constant for direct comparison. A 2 nm Si 3 N 4 gate dielectric was used for all three cases. 19 Figure 2͑c͒ shows the simulated transfer curves for the three situations discussed above. The i-Ge/p + -Ge/i-Si core/ multishell NW heterostructure provides larger carrier density near the Ge/Si interface ͓Fig. 2͑b͔͒ leading to a larger gate capacitance and therefore higher transconductances and oncurrents compared to the uniformly doped p-Ge core/i-Si shell case. The i-Ge/i-Si core/shell NWs with no doping is seen to result in the lowest transconductance. Our simulations also indicate that too high of Ge-shell doping levels can lead to high I of f ͓Fig. 2͑d͔͒ and show the trade-off between high I on and high I on / I of f ratio for optimizing core/shell transistor performance.
These device architectures for multishell NWs with designed doping profiles can be grown with our core/shell growth method described here and the resulting on-current performance is found to give improvements over single shell Ge/Si NW HFETs reported previously. 20 In Fig. 3 , we compare the transport properties of i-Ge/p + -Ge/i-Si core/ FIG. 1. ͑Color online͒ ͓͑a͒-͑d͔͒ TEM images of Ge NWs grown from Au colloids at 276°C and subject to temperature ramp up to 410°C followed by deposition of Ge shells at 410°C for 2 min ͓͑e͒-͑h͔͒, same as in ͓͑a͒-͑d͔͒, however, with a low temperature Si blocking layer step between core and shell growth. ͓͑i͒-͑k͔͒ TEM images of Ge/Si core/shell NWs without a low temperature Si barrier layer. ͓͑l͒-͑n͔͒ TEM images of Ge/Si core/shell NWs grown at 276/ 500°C with a low temperature Si barrier layer and a SiH 4 input during temperature ramp ͑10 min͒ and Si shell deposition ͑7 min͒. Inset: ͑m͒ is a magnified image near the wire surface. Inset: ͑l͒ is an EDX line scan across the diameter of a 16 nm diameter Ge/Si core/shell NW.
FIG. 2. ͑Color online͒ ͑a͒
Illustration of a Ge/Si core/multishell NW structure used as an input for Silvaco Atlas 3D simulations. ͑b͒ simulations: energy band-edge diagram and free hole density radial distribution for i͒ 6 nm/1 nm/2 nm i-Ge core/p + -Ge/i-Si with p + -Ge= 10 19 cm −3 ͑solid line͒, and for ii͒ 7 nm core/2 nm radial p-Ge/i-Si with p-Ge= 2.2ϫ 10 18 cm −3 ͑dashed line͒, with similar areal doping densities. ͑c͒ Simulated transfer curves for the doping scenarios described in text showing higher on-current, and therefore higher transconductance for core/multishell approach. ͑d͒ I of f for the core/multishell approach as function of Ge-shell acceptor doping density ͑N A ͒.
FIG. 3. ͑Color online͒ ͑a͒
Oblique-angle SEM image of a Ge/Si core/ multishell NW HFET. ͑b͒ Measured output curves for two devices without ͑solid lines͒ and with ͑dashed lines͒ Au diffusion both for the same gate voltage steps and same L G = 500 nm. ͑c͒ Transfer curves of HFET devices with and without Au diffusion on devices with two different channel lengths showing higher on-currents and transconductances for the case of no Au diffusion. ͑d͒ Plot of the transconductance as a function of V SD , the slope of which gives the mobility-capacitance product, which is ϳ2ϫ higher for the NWs with no Au diffusion.
multishell NW HFETs grown with and without Au diffusion. Figure 3͑a͒ shows an oblique-angle scanning electron microscope ͑SEM͒ image of an HFET device based on a i-Ge/p + -Ge/i-Si core/multishell NW heterostructure. The output curves from 500 nm channel length HFET devices are shown in Fig. 3͑b͒ . The solid lines are measured from heterostructure NWs with no Au diffusion and the dashed lines are obtained from NWs with Au diffusion present on their surface during the core/shell growth. Transfer curves for the same devices as well as for 400 nm channel length HFET devices are shown in Fig. 3͑c͒ . The measured on-currents and transconductances from NW HFETs with no Au diffusion are ϳ2ϫ higher than those measured on NW HFETs with persistent Au diffusion on their sidewalls.
The intrinsic transconductance,
where h is the hole mobility, C g is the gate capacitance, V SD is the source-drain voltage bias, and L G is the physical gate length. 21 The mobility-capacitance product can therefore be expressed as
Thus, the slope of the g m versus V SD for the same gate length L G enables direct comparison of the mobility-capacitance product for the NW devices with and without Au diffusion. Figure 3͑d͒ shows a plot of g m versus V SD for L G = 400 nm and L G = 500 nm, where the h C g product for the case of no Au diffusion is ϳ2ϫ greater than with Au diffusion. The ratio of the gate capacitances ͑oxide capacitance in series with the Si barrier capacitance͒, C g ͑no-Au͒/C g ͑with-Au͒, is ϳ1.14. 22 Since the NWs have similar radial dopant profiles, we can conclude that the significant enhancements in transconductances and on-currents for the case of Ge/Si core/ multishell NW HFETs with no Au diffusion compared to those with Au diffusion are due to an ϳ1.75ϫ enhancement in the hole mobilities ͑ h ͒. We note that the contact resistances for both types of wires are much lower than the NW channel resistances, precluding contact resistance effects in the observed output and transfer characteristics in Fig. 3 and the analysis above. Further, core/shell NWs with Au diffusion have lower contact resistances than those grown without Au diffusion, which in turn would lead to higher currents if the mobility for both types of wires were the same, contrary to our experimental observations. The maximum measured current for another device that utilized an L G = 400 nm with a total Ge diameter of 61 nm, was even higher with 122 A at V SD = 0.5 V. The normalized on-current corresponding to the physical dimensions of the device and the applied V SD bias can be expressed as I max = I SD L G / dV SD . This results in a normalized I max = 509 A / V, more than two times greater than the previous best value of 211 A / V. 23 The higher on-currents obtained in our NW multishell devices are enabled by the radial shell doping, which shift the carrier concentrations closer to the gate compared to previous uniform i-Ge/i-Si core/shell NW approaches ͓Fig. 2͑b͔͒. To achieve even high overall performance of these HFETs, future studies could use higher k dielectric gate insulators, interfaces with lower surface state densities than the Si/ Si 3 N 4 interfaces used here and conformal wrap-around gates to simultaneously achieve high I on , low I of f and steeper turn-on characteristics, however this letter is beyond the scope of this report.
Our growth-by-design approach is demonstrated to further extend electrostatic control in radial FET device architectures for enhanced transport performance by engineering radial energy band-edge and dopant profiles. This controlled epitaxial Si shell growth capability paves the way for experimental determination of the coherent core and shell thicknesses in Ge/Si core/shell NWs and identification of the types of misfit dislocations that arise upon strain relaxation. It will also enable exploration of the influence of strain on charge transport properties without the introduction of additional NW growth and device processing variables such as ex situ chemical or thermal treatments.
